High Speed Sample and Hold Circuits

ثبت نشده
چکیده

Introduction: Sample-and-hold (S/H) is an important analog building block with many applications, including analog-to-digital converters (ADCs) and switched-capacitor filters. The function of the S/H circuit is to sample an analog input signal and hold this value over a certain length of time for subsequent processing. Taking advantages of the excellent properties of MOS capacitors and switches, traditional switched capacitor techniques can be used to realize different S/H circuits [1]. The simplest S/H circuit in MOS technology is shown in Figure 1, where Vin is the input signal, M1 is an MOS transistor operating as the sampling switch, Ch is the hold capacitor, ck is the clock signal, and Vout is the resulting sample-and-hold output signal. Ch As depicted by Figure 1, in the simplest sense, a S/H circuit can be achieved using only one MOS transistor and one capacitor. The operation of this circuit is very straightforward. Whenever

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Stray-Insensitive Sample-Delay-Hold Buffers For High-Frequency Switched-Capacitor Filters

Switched-capacitor (SC) circuits are analog discretetime signal processing circuits. At the front-end of these circuits, the continuous-time input signal has to be transformed into a discrete-time version. In order to optimize the settling speed of the SC circuit by creating step-input settling responses, the input interface circuit has to transform the continuous-time input signal into a unifo...

متن کامل

A 0.8-V 250-MSample/s Double-Sampled Inverse-Flip-Around Sample-and-Hold Circuit Based on Switched-Opamp Architecture

This paper proposes a low-voltage high-speed sampleand-hold (S/H) structure with excellent power efficiency. Based on the switched-opamp technique, an inverse-flip-around architecture which maximizes the feedback factor is employed in the proposed S/H. A skew-insensitive double-sampling mechanism is presented to increase the throughput by a factor of two while eliminating the timing mismatch as...

متن کامل

Switched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications

This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...

متن کامل

A L6V IO-bit 2OMHz Current-mode Sample and Hold Circuit

A current mode sample and hold circuit has been designed to examine if high-precision current processing is possible simultaneously with a circu it to which current mode and switched-current circuits are applied and which operates at high-speed and with low supply voltage. The results are 1 O-bit accuracy, a 20MHz clock, and a 2 V supply voltage. Clock feedthroug h which degrades the precision ...

متن کامل

Photoconductive-Sampling Time-Interleaved CMOS ADC

High speed analog-to-digital converters capable of digitizing signals with bandwidths of several tens of GHz have applications in high-speed instrumentation, wideband radar and optical communications. However, the design of converters with such high input bandwidths is constrained by the need for wideband sample-and-hold circuits with sufficiently low clock jitter. A number of photonic sampling...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014